

Specification for Approval

PRODUCT NAME: RGS31256032WH000 PRODUCT NO.: 9919101000

	CUSTOMER	
	APPROVED BY	
DATE:		

RITDISPLAY CORP. APPROVED



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2007. 10. 18	
X02	 Add the operating conditions for different luminance Add the panel electrical specifications Modify power off sequence Add the application circuit 	2007. 12. 26	Page 6, 7, 8, 16 & 17
X03	■ Modify tape & polarizer dimension	2008. 02. 13	Page 19
A01	 Transfer from X version Add the information of module weight Add the packing specification 	2008. 04. 15	Page 5 & 20
A02	■ Add alignment line on FPC	2008. 06. 06	Page 19
A03	 Add appendix of precautions for using the OLED module 	2014. 03. 31	Page 25~34



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	16
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	18
10. EXTERNAL DIMENSION	19
11. PACKING SPECIFICATION	20
12. APPENDIXES	21



1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color: White
- Panel matrix: 256*32
 Driver IC: SSD1326
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.61mm
- High contrast : 2000:1
- Wide viewing angle: 160°
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface and I²C Interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

- 4 - REV.: A03 2014/03/31



4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	256 (W) x 32 (H)	dot
2	Dot Size	0.289 (W) x 0.289 (H)	mm ²
3	Dot Pitch	0.309 (W) x 0.309 (H)	mm ²
4	Aperture Rate	87	%
5	Active Area	79.084 (W) x 9.868 (H)	mm ²
6	Panel Size	83.8 (W) x 18 (H)	mm ²
7*	Panel Thickness	1.42 ± 0.1	mm
8	Module Size	83.8 (W) x 41.2 (H) x 1.61 (D)	mm ³
9	Diagonal A/A size	3.1	inch
10	Module Weight	5.28 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	2.4	3.5	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	9	15	V	Ta = 25 ℃	IC maximum rating
Operating Temp.	-40	70	ç		
Storage Temp	-40	85	$_{\circ}$		
Humidity	-	85	%		
Life Time	13,000	-	Hrs	120 cd/m², 50% checkerboard	Note (1)
Life Time	16,000	-	Hrs	100 cd/m², 50% checkerboard	Note (2)
Life Time	20,000	-	Hrs	80 cd/m², 50% checkerboard	Note (3)

Note:

- (A) Under Vcc = 12V, Ta = 25 °C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 120cd/m²:

Contrast setting: D0HFrame rate: 105HZDuty setting: 1/32

(2) Setting of 100cd/m²:

Contrast setting: B0HFrame rate: 105HzDuty setting: 1/32

(3) Setting of 80cd/m²:

Contrast setting: 90HFrame rate: 105HzDuty setting: 1/32



6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Driver power supply (for OLED panel)	Ta=-20 °C to +70 °C	11.5	12	12.5	V
V_{DD}	Logic operating voltage	Ta=-20 °C to +70 °C	2.4	2.7	3.5	V
V _{OH}	Hi logic output level	lout=100 uA, 3.3MHz	0.9*V _{DD}		V_{DD}	V
V _{OL}	Low logic output level	lout=100uA, 3.3MHZ	0		0.1*V _{DD}	V
V _{IH}	Hi logic input level	lout=100uA, 3.3MHZ	0.8*V _{DD}		V_{DD}	V
V _{IL}	Low logic input level	lout=100uA, 3.3MHZ	0		0.2*V _{DD}	V
I _{CC}	Operating current for V _{CC} (No panel attached)	Contrast=FF		550		uA
I _{DD}	Operating current for V _{DD} (No panel attached)	Contrast=FF		190		uA
		Contrast=FF		100		uA
	Segment output	Contrast=AF		69		uA
I _{SEG}	current (No panel attached)	Contrast=3F		25		uA
	, ,	Contrast=0F		6		uA

Note : V_{DD} =2.7 Volts ; V_{CC} =12VDC ; Frame rate=105Hz ; No panel attached.

- 7 - REV.: A03 2014/03/31



6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		24	26	mA	All pixels on (1)
Standby mode current		1	3	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		288	312	mW	All pixels on (1)
Standby mode power consumption		12	36	mW	Standby mode 10% pixels on (2)
Normal Luminance	80	100		cd/m ²	Display Average
Standby Luminance		10		cd/m ²	Display Average
CIEx (White)	0.24	0.28	0.32		x, y (CIE 1931)
CIEy (White)	0.28	0.32	0.36		x, y (OIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	_

(1) Normal mode condition:

Driving Voltage: 12VContrast setting: 0xB0Frame rate: 105Hz

- Duty setting: 1/32


(2) Standby mode condition:

Driving Voltage: 12V
Contrast setting: 0x02
Frame rate: 105Hz
Duty setting: 1/32




7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 256x32

7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A03 2014/03/31



7.3 PIN ASSIGNMENTS

PIN NAME	PIN NO.	TYPE	DESCRIPTION						
NC	1		No connection						
VCC	2	Р	Positive OLED high voltage power supply						
VCOMH	3	0	A capacitor should be connected between this pin and VSS.						
VSS	4	Ρ	This is a ground pin.						
D7	5	I/O	This pin is bi-direction data signal.						
D6	6	I/O	This pin is bi-direction data signal.						
D5	7	I/O	This pin is bi-direction data signal.						
D4	8	I/O	This pin is bi-direction data signal.						
D3	9	I/O	This pin is bi-direction data signal.						
D2	10	I/O	This pin is bi-direction data signal.						
D1	11	I/O	This pin is bi-direction data signal.						
D0	12	I/O	This pin is bi-direction data signal.						
Е	13	l	Data read operation is initiated when it's pull low.						
R/W#	14	I	Data write operation is initiated when it's pull low.						
D/C#	15	I	Data/ Command control. Pull high for write/read display data. Pull low for write command or read status.						
RES#	16	I	Reset signal input. When it's low, initialization of SSD1326 is executed.						
CS#	17	l	Chip selection input.						
BS2	18	l							
BS1	19	l	MPU bus interface selection pins.						
BS0	20	I							
VDDIO	21	I	Power supply pin of I/O buffer. It should be connected to VDD or external source.						
VDD	22	Р	Voltage power supply for logic						
VSS	23	Р	This is a ground pin.						
IREF	24	I	A resistor should be connected between this pin and VSS.						
VCC	25	Р	Positive OLED high voltage power supply						
NC	26		No connection						



7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 256 x 32 bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

Display Data RAM Map


Colum					-7							8~	15						2	248-	-25:	5		
ROW	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
0																								
1																								
2																								
3																								
4																								
5																								
6																								
7																								
8																								
9																								
10																								
11																								
12																								
13																								
14																								
15																								
16																								
17																								
18																								
19																								
20																								
21																								
22																								
23																								
24																								
25																								
26 27																								
27																								
28																								
29																								
30																								
31																								



7.5 INTERFACE TIMING CHART


Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
t _{HD}	Data Hold Time	300	-	-	ns
t_{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t_{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t_R	Rise Time for data and clock pin	-	-	300	ns
t _F	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us

I²C interface characteristics




Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time	120	-	-	ns
t _{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	100	-	-	ns
t _{DHW}	Write Data Hold Time	100	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
tCLKH	Clock High Time	100	-	-	ns
t_R	Rise Time	-	-	15	ns
tF	Fall Time	-	-	15	ns

Serial interface characteristics




Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns


6800-series MCU parallel interface characteristics



Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
ton	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
tpWLR	Read Low Time	120	-	-	ns
tpWLW	Write Low Time	60	-	-	ns
tpwhr.	Read High Time	60	-	-	ns
tpwnw	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns
t _{CS}	Chip select setup time	0	-	-	ns
tcsH	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

8080-series MCU parallel interface characteristics








8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD, VDDIO.
- 2. After VDD, VDDIO become stable, set RES# pin LOW (logic low) for at least 2us(t1) and then HIGH (logic HIGH).
- 3. After set RES# pin LOW (logic LOW), wait for at least 2us(t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(tAF).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc. (1), (2)
- 3. Wait for toff. Power OFF VDD, VDDIO. (where Minimum toff=80ms, Typical toff=100ms)




Note:

- (1) Since an ESD protection circuit is connected between VDD, VDDIO and VCC, VCC becomes lower than VDD whenever VDD, VDDIO is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) Vcc should be disabled when it is OFF.



8.2 APPLICATION CIRCUIT



8.3 COMMAND TABLE

Refer to SSD1326 IC Spec.



9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 °C, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.




10. EXTERNAL DIMENSION





11. PACKING SPECIFICATION



- 20 - REV.: A03 2014/03/31

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100



B. CONTRAST / RESPONSE TIME / VIEW ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510
Display Contrast /
Response time /
View angle Analyzer



C. ESD ON AIR DISCHARGE MODE






APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).



- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.









- 25 - REV.: A03 2014/03/31


8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).






- 26 - REV.: A03 2014/03/31

9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.





10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.




11. The working area for the panel should be kept clean. If the panel is accidentally dropped on the floor, do visual inspection of the panel first. Please use clean-room wiping cloth moistened with alcohol to wipe it off if dirt or grease stains the panel.

- 27 - REV.: A03 2014/03/31



- 12. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 14. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 15. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 16. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 17. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- 28 - REV.: A03 2014/03/31



- ii. TAB Lead- free soldering wire processIn case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5°C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380 ± 5 °C, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 $^{\circ}$ C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

- 29 - REV.: A03 2014/03/31



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 30 - REV.: A03 2014/03/31

4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking.

- 31 - REV.: A03 2014/03/31




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
- 3. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example




- 32 - REV.: A03 2014/03/31



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $55\% \pm 10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.