



General Description


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BV _{DSS}	R _{DS(ON)}	I _D
30 V	500 mΩ	600 mA

Features

- 30V, 600mA, $R_{DS(ON)}$ =500m Ω @ V_{GS} =4.5V
- · Improved dv/dt capability
- · Fast switching
- · Green Device Available
- Suit for 2.5V Gate Drive Applications

SOT-523 Pin Configuration



Applications

- Notebook
- · Load Switch
- · Hand-held Instruments
- Battery Protection

Absolute Maximum Ratings T _C =25°C unless otherwise noted							
Symbol	Rating	Units					
V_{DS}	Drain-Source Voltage	30	V				
V_{GS}	Gate-Source Voltage	±12	V				
I-	Drain Current - Continuous (T _C =25°C)	600	mA				
I _D	Drain Current - Continuous (T _C =75°C)	460	mA				
I _{DM}	Drain Current - Pulsed (NOTE 1)	2.4	Α				
P _D	Power Dissipation (T _C =25°C)	310	mW				
ı D	Power Dissipation - Derate above 25°C	2.5	mW/°C				
T _J	Operating Junction Temperature Range	-50 to 150	°C				
T _{STG}	Storage Temperature Range	-50 to 150	°C				
Marking Code		0					

Thermal Characteristics					
Symbol	Parameter	Тур.	Max.	Unit	
$R_{\theta JA}$	Thermal Resistance Junction to Ambient		400	°C/W	





Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V , I_D =250uA	30			V
I _{DSS}	IDrain-Source Leakage Current	V_{DS} =30V , V_{GS} =0V , T_J =25°C			1	uA
		V_{DS} =24V , V_{GS} =0V , T_{J} =125 $^{\circ}$ C			10	uA
I_{GSS}	Gate-Source Leakage Current	V_{GS} =±12V , V_{DS} =0V			±20	uA

On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{DS(ON)}	IStatic Drain-Source On-Resistance	V_{GS} =4.5V , I_D =0.3A		420	500	mΩ
		V_{GS} =2.5V , I_D =0.2A		550	700	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250uA$	0.5	0.8	1.2	V
gfs	Forward Transconductance	V_{DS} =4V , I_{D} =0.3A		1		S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Q_g	Total Gate Charge (NOTE 2 \ 3)			2.6	5.2	
Q_{gs}	Gate-Source Charge (NOTE 2 \cdot 3)	V_{DS} =15V , V_{GS} =4.5V , I_{D} =0.3A		0.9	1.8	nC
Q_{gd}	Gate-Drain Charge (NOTE 2 \ 3)			0.6	1.2	
$T_{d(on)}$	Turn-On Delay Time (NOTE 2 \ 3)			5.5	11	
T _r	Rise Time (NOTE 2 \cdot 3)	V_{DD} =15V , V_{GS} =4.5V , R_{G} =10 Ω		4	8	nS
$T_{d(off)}$	Turn-Off Delay Time (NOTE 2 · 3)	, I _D =0.3A		14.5	29	113
T_f	Fall Time (NOTE 2 \ 3)			6.5	13	
C _{iss}	Input Capacitance			72.9	146	
C _{oss}	Output Capacitance	V_{DS} =15V , V_{GS} =0V , F=1MHz		18.3	36.6	pF
C_{rss}	Reverse Transfer Capacitance			7.4	14.8	

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _S	Continuous Source Current	V _G =V _D =0V, Force Current			0.6	Α
I _{SM}	Pulsed Source Current	V _G -V _D -0V , Force Current			1.2	Α
V_{SD}	Diode Forward Voltage	V _{GS} =0V , I _S =0.3A , T _J =25°C			1	V
Trr	Reverse Recovery Time	V_{GS} =0V , I_S =0.3A ,		13		nS
Qrr	Reverse Recovery Charge	di/dt=100A/us , T _J =25°C		6		nC

NOTES:

- 1. Repetitive Rating: Pulsed width limited by maximum junction temperature.
- 2. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- 3. Essentially independent of operating temperature.





Characteristics Curves




Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized V_{th} vs. T_J




Fig.5 Typical Output Characteristics




Fig.2 Normalized RDSON vs. TJ




Fig.4 Gate Charge Waveform




Fig.6 Turn-On Resistance vs. ID





Characteristics Curves




Fig.7 Normalized Transient Response




Fig.8 Maximum Safe Operation Area




Fig.9 Switching Time Waveform





Fig.10 Gate Charge Waveform

Package Outline Dimensions



SOT-523

Dimensions in inches and (millimeters)





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.