



General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


BV _{DSS}	R _{DS(ON)}	I _D
40 V	2.5 mΩ	150 A

Features

- 40V, 150A, $R_{DS(ON)}$ =2.5m Ω @ V_{GS} =10V
- · Fast switching
- · Improved dv/dt capability
- · Green Device Available

PPAK5X6 Pin Configuration





Applications

- Networking
- · Load Switch
- · LED applications
- · Quick Charger

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	+20 / -12	V
I _D	Drain Current - Continuous (T _C =25°C)	150	Α
'D	Drain Current - Continuous (T _C =100°C)	95	Α
I _{DM}	Drain Current - Pulsed (NOTE 1)	600	Α
EAS	Single Pulse Avalanche Energy (NOTE 2)	320	mJ
IAS	Single Pulse Avalanche Current (NOTE 2)	80	Α
P_{D}	Power Dissipation (T _C =25°C)	129	W
гр	Power Dissipation - Derate above 25°C	1.03	W/°(
T_J	Operating Junction Temperature Range	-50 to 150	°C
T_{STG}	Storage Temperature Range	-50 to 150	°C
larking Code		ND2P5	

Thermal Characteristics							
Symbol Parameter Typ. Max U							
$R_{\theta JA}$	Thermal Resistance Junction to Ambient		62	°C/W			
$R_{\theta JC}$	R _{eJC} Thermal Resistance Junction to Case						





Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V , I_D =250uA	40			٧
I _{DSS} Drain-Source Leakage Current	V_{DS} =40V , V_{GS} =0V , T_J =25°C			1	uA	
DSS	Dialii-Source Leakage Current	V_{DS} =32V , V_{GS} =0V , T_{J} =85 $^{\circ}$ C			10	uA
I _{GSS(+)}	Gate-Source Leakage Current	V_{GS} =20V , V_{DS} =0V			100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V , I _D =20A		2.1	2.5	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250uA$	2.0	2.8	4.0	V
gfs	Forward Transconductance	V_{DS} =10V , I_{D} =20A		35		S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Q_g	Total Gate Charge (NOTE 3 · 4)			58.4	88	
Q_{gs}	Gate-Source Charge (NOTE 3 \ 4)	V_{DS} =20V , V_{GS} =10V , I_{D} =70A		14.3	21.5	nC
Q_{gd}	Gate-Drain Charge (NOTE 3 · 4)			12	20	
$T_{d(on)}$	Turn-On Delay Time (NOTE 3 \ 4)			14.6	30	
T_r	Rise Time (NOTE 3 \ 4)	V_{DD} =20V , V_{GS} =10V , R_{G} =6 Ω ,		21.5	42	nS
$T_{d(off)}$	Turn-Off Delay Time (NOTE 3 \ 4)	I _D =1A		52	108	110
T_f	Fall Time (NOTE 3 · 4)			83.5	167	
C_{iss}	Input Capacitance			3310	4965	
C _{oss}	Output Capacitance	V_{DS} =20V , V_{GS} =0V , F=1MHz		1090	1650	pF
C_{rss}	Reverse Transfer Capacitance			100	150	

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current	V _G =V _D =0V , Force Current			150	Α
I _{SM}	Pulsed Source Current	vg-vp-ov , i orec current			300	Α
V_{SD}	Diode Forward Voltage	V_{GS} =0V , I_{S} =1A , T_{J} =25 $^{\circ}$ C			1	V
Trr	Reverse Recovery Time	V _R =30V , I _S =10A ,		38		nS
Qrr	Reverse Recovery Charge	di/dt=100A/us , T _J =25°C		90		nC

NOTES:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2. V_{DD} =25V, V_{GS} =10V, L=0.1mH, I_{AS} =80A, R_{G} =25 Ω , Starting T_{J} =25 $^{\circ}$ C.
- 3. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- ${\bf 4.} \ Essentially \ independent \ of \ operating \ temperature.$





Characteristics Curves




Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized V_{th} vs. T_J




Fig.5 Normalized Transient Impedance




Fig.2 Normalized RDSON vs. T_J




Fig.4 Gate Charge Characteristics





Fig.6 Maximum Safe Operation Area





Characteristics Curves






Fig.7 Switching Time Waveform


Fig.8 Gate Charge Waveform





Package Outline Dimensions

PPAK5X6



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	MAX	MIN	MAX	MIN	
A	1.100	0.800	0.043	0.031	
b	0.510	0.330	0.020	0.013	
C	0.300	0.200	0.012	0.008	
D1	5.100	4.800	0.201	0.189	
D2	4.100	3.610	0.161	0.142	
E	6.200	5.900	0.244	0.232	
E1	5.900	5.700	0.232	0.224	
E2	3.780	3.350	0.149	0.132	
e	1.27BSC		0.05	BSC	
Н	0.700	0.410	0.028	0.016	
K	1.500	1.100	0.059	0.043	
L	0.710	0.510	0.028	0.020	
L1	0.200	0.060	0.008	0.002	
θ	12°	0°	12°	0 °	





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.