



#### **General Description**


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


BV <sub>DSS</sub>	R <sub>DS(ON)</sub>	Ι <sub>D</sub>
30 V	18 mΩ	29 A

#### **Features**

- $R_{DS(ON)} \le 18m\Omega@V_{GS} = \overline{10V}$
- · Fast Switching
- · Improved dv/dt Capability
- · Green Device Available

#### PPAK5X6 Pin Configuration





#### **Applications**

- · MB / VGA / Vcore
- · Load Switch
- · Hand-Held Instrument

#### Absolute Maximum Ratings T<sub>J</sub>=25°C unless otherwise noted **Symbol Parameter** Units Rating $V_{\text{DS}} \\$ Drain-Source Voltage 30 ٧ $V_{GS}$ Gate-Source Voltage ±20 V $I_D$ Drain Current - Continuous (T<sub>C</sub>=25°C) 29 Α Drain Current - Pulsed (NOTE 1) 116 $I_{DM}$ Α **EAS** Single Pulse Avalanche Energy (NOTE 2) 32 mJ IAS Single Pulse Avalanche Energy (NOTE 2) 8 Α $P_{D}$ Power Dissipation (T<sub>C</sub>=25°C) 40.3 W $T_{\mathsf{J}}$ Operating Junction Temperature Range -50 to 150 ٥С Storage Temperature Range -50 to 150 $T_{STG}$ ٥С Marking Code NC018

Thermal Characteristics					
Symbol	Parameter	Max.	Unit		
$R_{\theta JA}$	Thermal Resistance Junction to Ambient	62	°C/W		
$R_{ heta JC}$	Thermal Resistance Junction to Case	3.1	°C/W		





#### Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)

#### **Off Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}$ =0V , $I_D$ =250uA	30			V
I <sub>DSS</sub>	Drain-Source Leakage Current	$V_{DS}$ =24V , $V_{GS}$ =0V			1	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA

#### On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =12A			18	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =8A			28	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$ , $I_D=250uA$	1.2		2.5	V

#### **Dynamic and switching Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$Q_g$	Total Gate Charge			4.1		
$Q_gs$	Gate-Source Charge	$V_{DS}$ =15V , $V_{GS}$ =4.5V , $I_{D}$ =6A		1		nC
$Q_gd$	Gate-Drain Charge			2.1		
$T_{d(on)}$	Turn-On Delay Time			2.8		
T <sub>r</sub>	Rise Time	$V_{DS}$ =15V , $V_{GS}$ =10V , $R_{G}$ =6 $\Omega$ ,		7.2		nS
$T_{d(off)}$	Turn-Off Delay Time	I <sub>D</sub> =1A		15.8		113
$T_f$	Fall Time			4.6		
C <sub>iss</sub>	Input Capacitance			345		
$C_{oss}$	Output Capacitance	$V_{DS}$ =25V , $V_{GS}$ =0V , F=1MHz		55		pF
$C_{rss}$	Reverse Transfer Capacitance			32		
$R_g$	Gate resistance	V <sub>GS</sub> =0V , V <sub>DS</sub> =0V , f=1MHz		3.2		Ω

#### **Drain-Source Diode Characteristics and Ratings**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V,Force Current			29	Α
I <sub>SM</sub>	Pulsed Source Current				58	Α
$V_{SD}$	Diode Forward Voltage	V <sub>GS</sub> =0V , I <sub>S</sub> =1A			1	V

#### NOTES:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2.  $V_{DD}$ =25V,  $V_{GS}$ =10V, L=1mH,  $I_{AS}$ =8A,  $R_{G}$ =25 $\Omega$ , Starting  $T_{J}$ =25 $^{\circ}$ C.
- 3. The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%.
- 4. Essentially independent of operating temperature.





#### **Characteristics Curves**




Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized  $V_{th}$  vs.  $T_J$ 




Fig.5 Normalized Transient Response




Fig.2 Normalized RDSON vs. T<sub>J</sub>




Fig.4 Gate Charge Waveform




Fig.6 Maximum Safe Operation Area





#### **Characteristics Curves**




Fig.7 Switching Time Waveform








Fig.8 Gate Charge Waveform

#### **Package Outline Dimensions**









#### PPAK5X6

Dimensions in inches and (millimeters)





### LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.