2x50W Stereo / 1x100W Mono Class-D Audio Amplifier With Power Limit

Features

- Single supply voltage
  4.5V ~ 26V for loudspeaker driver
  Built-in LDO output 5V for others
- Supports Multiple Output Configurations
  BTL Mode: 30W/CH into 8Ω at 24V
  BTL Mode: 40W/CH into 4Ω at 20V
  BTL Mode: 50W/CH into 4Ω at 21V
  PBTL Mode: 60W/CH into 4Ω at 24V
  PBTL Mode: 80W/CH into 2Ω at 18V
  PBTL Mode: 100W/CH into 2Ω at 21V
- Loudspeaker performance
  BTL Mode: 30W/CH into 8Ω <1% THD+N@24V
  BTL Mode: 40W/CH into 4Ω <1% THD+N@20V
  BTL Mode: 50W/CH into 4Ω <10% THD+N@21V
  PBTL Mode: 100W/CH into 2Ω <10% THD+N@ 21V
- >90% efficient Class-D operation eliminates need for heat sink
- Differential inputs
- Four selectable, fixed gain settings
- Internal oscillator
- Short-Circuit protection with auto recovery option
- Under-Voltage detection
- Over-Voltage protection
- Pop noise and click noise reduction
- Adjustable power limit function for speaker protection
- Output DC detection for speaker protection
- Over temperature protection with auto recovery
- E-TSSOP 28L EPAD-Up thermally enhanced package

Applications

- TV audio
- Boom-Box
- Powered speaker
- Monitors
- Consumer Audio Equipment

Description

The AD52095 is a high efficiency stereo class-D audio amplifier with adjustable power limit function. The loudspeaker driver operates from 4.5V~26V supply voltage and analog circuit operates at 5V supply voltage. It can deliver 50W/CH output power into 4Ω loudspeaker within <10% THD+N at 21V supply voltage.

AD52095 provides parallel BTL (Mono) application, and it can deliver 100W into 2Ω loudspeaker within <10% THD+N at 21V supply voltage. The adjustable power limit function allows user to set a voltage rail lower than half of 5V to limit the amount of current through the speaker.

Output DC detection prevents speaker damage from long-time current stress. AD52095 output short circuit and over temperature protection include auto-recovery feature.

Simplified Application Circuit

Pin Assignments

E-TSSOP-28L (Epad Up)
(TOP VIEW)

```
PVCCL   1          28   SD
PVCCL   2          27   FAULT
BSPL    3          26   LINP
OUTPL   4          25   LINN
PGND    5          24   GAIN0
OUTNL   6    Thermal   23   GAIN1
BSNL    7    Pad       22   AVCC
BSNR    8          21   AGND
OUTNR   9          20   GVDD
PGND    10         19   PLIMIT
OUTPR   11         18   RINN
BSPR    12         17   RINP
PVCCR   13         16   NC
PVCCR   14         15   PBTL
```

Pin Description

NAME	E-TSSOP -28L	TYP	DESCRIPTION
PVCCL	1,2	P	High-voltage power supply for right-channel. Right channel and left channel power supply inputs are connect internal.
BSPL	3	I	Bootstrap I/O for left channel, positive high side FET.
OUTPL	4	O	Class-D H-bridge positive output for left channel.
PGND	5	P	Power ground for the H-bridges.
OUTNL	6	O	Class-D H-bridge negative output for left channel.
BSNL	7	I	Bootstrap I/O for left channel, negative high side FET.
BSNR	8	I	Bootstrap I/O for right channel, negative high side FET.
OUTNR	9	O	Class-D H-bridge negative output for right channel.
PGND	10	P	Power ground for the H-bridges.
OUTPR	11	O	Class-D H-bridge positive output for right channel.
BSPR	12	I	Bootstrap I/O for right channel, positive high side FET.
PVCCR	13,14	P	High-voltage power supply for right-channel. Right channel and left channel power supply inputs are connect internal.
PBTL	15	I	Parallel BTL mode switch, high for parallel BTL output. Voltage compliance to AVCC.
NC	16	NA	NC pin.
RINP	17	I	Positive audio input for right channel, biased at 1/10 of PVCC supply voltage.
RINN	18	I	Negative audio input for right channel, biased at 1/10 of PVCC supply voltage.
PLIMIT	19	I	Power limit level adjustment. Connect a resistor divider from GVDD to GND to set power limit. Give V(PLIMIT) <2.4V to set power limit level. Connect to GVDD (>2.4V) or GND to disable power limit function.
GVDD	20	O	5V regulated output, also used as supply for PLIMIT function.

AGND	21	P	Analog signal ground.
AVCC	22	P	Analog supply.
GAIN1	23	I	Gain select most significant bit, voltage compliance to AVCC.
GAIN0	24	I	Gain select least significant bit, voltage compliance to AVCC.
LINN	25	I	Negative audio input for left channel, biased at 1/10 of PVCC supply voltage.
LINP	26	I	Positive audio input for left channel, biased at 1/10 of PVCC supply voltage.
$\overline{\text{FAULT}}$	27	O	Open drain output used to display short circuit or dc detect fault, voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting $\overline{\text{FAULT}}$ pin to $\overline{\text{SD}}$ pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling AVCC.
$\overline{\text{SD}}$	28	I	Shutdown signal for IC (low = disabled, high = operational), voltage compliance to AVCC.
Thermal Pad		P	Must be good connected to heat-sink for package power dissipation requirement.

Ordering Information

Product ID	Package	Packing	Comments
AD52095-QU28NRR	E-TSSOP 28L (EPAD-Up)	2500 Units / Reel 1 Reels / Small Box	Green

Available Package

Package Type	Device No.	θ_{JA}(℃/W)	Ψ_{JT}(℃/W)	Exposed Thermal Pad
E-TSSOP 28L (EPAD-Up)	AD52095	10	1.2	Yes (Note 1)

Note 1.1: *The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is necessary.*

Note 1.2: *θ_{JA} is simulated on a room temperature (T_A=25℃), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is simulated using the JEDEC51-5 thermal measurement standard.*

Note 1.3: *Ψ_{JT} represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-5.*

Marking Information

AD52095

- Marking Information

Line 1：LOGO

Line 2：Product No

Line 3：Tracking Code

ESMT	52095
●	Tracking Code

PIN 1 DOT

Absolute Maximum Ratings

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	PVCCL, PVCCR, AVCC	-0.3	30	V
V_I	Interface pin voltage	$\overline{SD}$, GAIN0, GAIN1, PBTL, $\overline{FAULT}$	-0.3	30	V
		PLIMIT	-0.3	5.5	
T_A	Operating free-air temperature range		-40	85	^{o}C
T_J	Operating junction temperature range		-40	150	
T_{stg}	Storage temperature range		-65	150	
R_L	Minimum Load Resistance	BTL (Stereo)	3.2		Ω
		PBTL (Mono)	1.6		
Po	Maximum Output Power	BTL (Stereo), PVCC $\leqq$22V		50	W
		BTL (Stereo), PVCC >22V		40	
		PBTL (Mono), PVCC $\leqq$22V		100	
		PBTL (Mono), PVCC >22V		80	
ESD	Human Body Model			±2k	V
	Charged Device Model			±500	

Recommended Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	AVCC, PVCCL, PVCCR	4.5	26	V
V_{IH}	High-level input voltage	$\overline{SD}$, GAIN0, GAIN1, PBTL	2		V
V_{IL}	Low-level input voltage	$\overline{SD}$, GAIN0, GAIN1, PBTL		0.8	V
V_{OL}	Low-level output voltage	FAULT, $R_{PULL-UP}$=100k, PVCC=18V		0.8	V
I_{IH}	High-level input current	$\overline{SD}$, GAIN0, GAIN1, PBTL, V_I=2V, PVCC=18V		50	uA
I_{IL}	Low-level input current	$\overline{SD}$, GAIN0, GAIN1, PBTL, V_I=0.8V, PVCC=18V		5	uA
T_A	Operating free-air		-40	85	^{o}C

General Electrical Characteristics

● PVCC=24V, R_L=8Ω, T_A=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION		MIN	TYP	MAX	UNIT
$I_{CC(q)}$	Quiescent supply current	$\overline{SD}$=2V, no load, PVCC=12V			20	35	mA
$I_{CC(SD)}$	Quiescent supply current in shutdown mode	$\overline{SD}$=0.8V, no load, PVCC=12V			< 12	25	uA
$R_{DS(on)}$	Drain-source on-state resistance-High side NMOS	PVCC=12V, Id=500mA, T_J=25°C			90		mΩ
	Drain-source on-state resistance-Low side NMOS				90		mΩ
$|V_{OS}|$	Class-D output offset voltage (measured differential)	PVCC=12V VI=0V, Gain=36dB			1.5	15	mV
f_{OSC}	Oscillator frequency			250	310	370	kHz
t_{ON}	Turn-on time	$\overline{SD}$=2V			90		ms
t_{OFF}	Turn-off time	$\overline{SD}$=0.8V			2		us
I_{AVCC}	Operating current for AVCC				8.5	12.8	mA
GVDD	Regulator output	IGVDD=0.1mA		4.75	5	5.25	V
G	Gain	GAIN1=0.8V	GAIN0=0.8V	17.5	18.5	19.5	dB
			GAIN0=2V	25	26	27	
		GAIN1=2V	GAIN0=0.8V	31	32	33	
			GAIN0=2V	35	36	37	
I_{SC}	L(R) Channel Over-Current Protection				9		A
	Mono Over-Current Protection				17		
T_{SENSOR}	Thermal trip point				170		°C
	Thermal hysteresis				35		

Electrical Characteristics and Specifications of Loudspeaker Driver

● PVCC=24V, R_L=8Ω with passive LC low-pass filter in ESMT EVB (unless otherwise noted).

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
P_O	Output power (BTL)	THD+N<0.1%, f=1kHz, PVCC=24V		30		W
		THD+N=10%, f=1kHz, PVCC=12V		10		
		THD+N=0.1%, f=1kHz, VCC=24V, 4ohm		40		
		THD+N=10%, f=1kHz, PVCC=12V, 4ohm		19		
		THD+N<10%, f=1kHz, PVCC=21V, 4ohm		50		
	Output power (PBTL)	THD+N<0.1%, f=1kHz, PVCC=24V, 4ohm		60		
		THD+N=10%, f=1kHz, PVCC=18V, 2ohm		80		
		THD+N<0.1%, f=1kHz, PVCC=24V, 2ohm		80		
		THD+N<10%, f=1kHz, PVCC=21V, 2ohm		100		
THD+N	Total harmonic distortion plus noise	PVCC=24V, R_L=4Ω, f=1kHz, P_O=20W (BTL)		0.07		%
		PVCC=24V, R_L=2Ω, f=1kHz, P_O=40W (PBTL)		0.06		
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz, Gain=18.5dB, a-weighted		103		dB
V_n	Output integrated noise	F=20Hz ~ 20kHz, Gain=18.5dB, a-weighted filter, R_L=8Ω		78		uV
K_{SVR}	Power Supply Rejection Ratio	V_{ripple}=200mVpp at 1kHz, Gain=18.5dB, inputs ac-grounded		-70		dB
X-talk	Crosstalk	F=1kHz, P_O=1W, Gain=18.5dB		-90		dB

Typical Characteristics

THD+N vs. Output Power, 8Ω load (BTL)

Gain=26dB
Load=8ohm

24V
21V
18V
12V
5V

THD+N vs. Output Power, 4Ω load (BTL)

Gain=26dB
Load=4ohm

24V
21V
18V
12V
5V

THD+N vs. Output Power, 2Ω load (PBTL)

Gain=26dB
Load=2ohm

24V
21V
18V
12V
5V

Noise, 24V, 4Ω load (BTL)

Gain=18.5dB
Load=4ohm

LCH
RCH

Cross-Talk, 24V, 8Ω load (BTL)

Gain=18.5dB
Load=8ohm
Po=1W

LCH➜RCH
RCH➜LCH

Supply Ripple Rejection Ratio vs Frequency (BTL)

Gain=26dB
Load=8ohm
PVCC=12V

THD + N (%) vs. Frequency, 24V, 8Ω load (BTL)

Gain=26dB
Load=8ohm

10W
5W
1W

THD + N (%) vs. Frequency, 24V, 4Ω load (BTL)

Gain=26dB
Load=4ohm

20W
15W
10W

THD + N (%) vs. Frequency, 24V, 2Ω load (PBTL)

Gain=26dB
Load=2ohm

50W
40W
30W

Gain vs. Frequency, 12V, 8Ω load (BTL)

Gain=26dB
Load=8ohm
Cin=4.7uF

Gain vs. Frequency, 12V, 4Ω load (BTL)

Gain=26dB
Load=4ohm
Cin=4.7uF

Gain vs. Frequency, 12V, 2Ω load (PBTL)

Gain=26dB
Load=2ohm
Cin=4.7uF

Maximum Output Power vs Supply Voltage (BTL)

BTL
Load=8ohm

THD+N = 10%
THD+N = 1%

Maximum Output Power vs. Supply Voltage (BTL)

BTL
Load=6ohm

Over-current limit

THD+N = 10%
THD+N = 1%

Maximum Output Power vs Supply Voltage (BTL)

BTL
Load=4ohm

Over-current limit

THD+N = 10%
THD+N = 1%

Maximum Output Power vs Supply Voltage (PBTL)

PBTL
Load=4ohm

THD+N = 10%
THD+N = 1%

Maximum Output Power vs Supply Voltage (PBTL)

PBTL
Load=2ohm

Over-current limit

THD+N = 10%
THD+N = 1%

Efficiency, 8Ω load / 2ch (BTL)

Gain=26dB
Load=8ohm
12V
18V
24V

Efficiency, 4Ω load / 2ch (BTL)

Gain=26dB
Load=4ohm
12V
18V
24V

Efficiency, 4Ω load (PBTL)

Gain=26dB
Load=4ohm
12V
18V
24V

Efficiency, 2Ω load (PBTL)

Gain=26dB
Load=2ohm
12V
18V
22V

Functional Block Diagram

Operation Descriptions

● **Gain settings**

The gain of the AD52095 is set by two input pins, GAIN0 and GAIN1. By varying input resistance in AD52095, the various volume gains are achieved. The respective volume gain and input resistance are listed in Table 1. However, there is 20% variation in input resistance from production variation.

Table 1. Volume gain and input impedance

GAIN1	GAIN0	Volume Gain (dB)	Input Resistance, R_{in} (kΩ)
0	0	18.5	70.5
0	1	26	30
1	0	32	15
1	1	36	9

● **Shutdown ($\overline{SD}$) control**

Pulling $\overline{SD}$ pin low will let AD52095 operate in low-current state for power conservation. The AD52095 outputs will enter mute once $\overline{SD}$ pin is pulled low, and regulator will also disable to save power. If let $\overline{SD}$ pin floating, the chip will enter shutdown mode because of the internal pull low resistor. For the best power-off performance, place the chip in the shutdown mode in advance of removing the power supply.

● **DC detection**

AD52095 has dc detection circuit to protect the speakers from DC current which might be occurred as input capacitor defect or inputs short on printed circuit board. The detection circuit detects first volume amplifier stage output, when both differential outputs' voltage become higher than a determined voltage or lower than a determined voltage for more than 420ms, the dc detect error will occur and report to $\overline{FAULT}$ pin. At the same time, loudspeaker drivers of right/left channel will disable and enter Hi-Z. This fault can not be cleared by cycling $\overline{SD}$, it is necessary to cycle the PVCC supply.

The minimum differential input voltages required to trigger the DC detect function are shown in table2. The input voltage must keep above the voltage listed in the table for more than 420msec to trigger the DC detect fault. The equivalent class-D output duty of the DC detect threshold is listed in table3.

Table 2. DC Detect Threshold

AV (dB)	Vin (mV, differential)
18.5	286
26	136
32	64
36	44

Table 3. Output DC Detect Duty (for Either Channel)

PVCC (V)	Output Duty Exceeds
8	40
12	40
16	40

- **Thermal protection**

  If the internal junction temperature is higher than 170^{o}C, the outputs of loudspeaker drivers will be disabled and at low state. The temperature for AD52095 returning to normal operation is about 135^{o}C. The variation of protected temperature is about 10%. Thermal protection faults are NOT reported on the $\overline{\text{FAULT}}$ pin.

- **Short-circuit protection**

  To protect loudspeaker drivers from over-current damage, AD52095 has built-in short-circuit protection circuit. When the wires connected to loudspeakers are shorted to each other or shorted to VSS or to PVCC, overload detectors may activate. Once one of right and left channel overload detectors are active, the amplifier outputs will enter a Hi-Z state and the protection latch is engaged. The short protection fault is reported on $\overline{\text{FAULT}}$ pin as a low state. The latch can be cleared by reset $\overline{\text{SD}}$ or power supply cycling.

  The short circuit protection latch can have auto-recovery function by connect the $\overline{\text{FAULT}}$ pin directly to $\overline{\text{SD}}$ pin. The latch state will be released after 420msec, and the short protection latch will re-cycle if output overload is detected again.

- **Under-voltage detection**

  When the GVDD voltage is lower than 2.8V or the AVCC voltage is lower than 4V, loudspeaker drivers of right/left channel will be disabled and kept at low state. Otherwise, AD52095 return to normal operation.

● **Over-voltage protection**

When the AVCC voltage is higher than 29.5V, loudspeaker will be disabled kept at low state. The protection status will be released as AVCC lower than 29V.

● **Power limit function**

■ The voltage at PLIMIT pin can used to limit the power of first gain control amplifier output. Add a resistor divider from GVDD to ground to set the voltage V_{PLIMIT} at the PLIMIT pin. The voltage V_{PLIMIT} sets a limit on the output peak-to-peak voltage. PLIMIT is adjustable from 1.33V~2.5V.

For normal BTL operation (Stereo) and PBTL (Mono) operation:

$$Po@1\% = \frac{\left[\dfrac{2.5V - P_{LIMIT}}{2.1V + 0.81 \times P_{LIMIT}} \times 2 \times PVDD \times (1.22 - 0.0092 \times PVDD)\right]^2}{2 \times R_L}$$

$$Po@10\% = (Po@1\%) \times (1.21 + 0.021 \times PVDD)$$

Connect PLIMIT pin to ground or GVDD to disable power limit function. The output variation during power limit feature enable may have +-20% variation due to process window.

Table 4.1 PLIMIT Typical Operation Ⅰ

Test Conditions	Output P_O (W)	V_{PLIMIT} (V) @ THD+N=10%
PVCC=24V RL=8Ω	5	1.973
	8	1.851
	10	1.785
	12	1.727
	15	1.652
	20	1.545

Table 4.2 PLIMIT Typical Operation Ⅱ

Test Conditions	Output P_O (W)	V_{PLIMIT} (V) @ THD+N=10%
PVCC=12V RL=8Ω	3	1.744
	5	1.564
	8	1.371
	9	1.319

Table 4.3 PLIMIT Typical Operation Ⅲ

Test Conditions	Output P_O (W)	V_{PLIMIT} (V) @ THD+N=10%
PVCC=24V RL=4Ω	10	1.973
	15	1.869
	20	1.785
	30	1.651

Table 4.4 PLIMIT Typical Operation Ⅳ

Test Conditions	Output P_O (W)	V_{PLIMIT} (V) @ THD+N=10%
PVCC=12V RL=4Ω	5	1.8
	8	1.646
	10	1.564
	15	1.4

● **PBTL (Mono) function**

AD52095 provides the application of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin is tied high, the positive and negative outputs of left and right channel are synchronized and in phase. Apply the input signal to the RIGHT channel input in PBTL mode and let the LEFT channel input grounded, and place the speaker between the LEFT and RIGHT outputs. The output swing is doubled of that in normal mode. See the application circuit example for PBTL (Mono) mode operation. For normal BTL (Stereo) operation, connect the PBTL pin to ground.

● Power On/Off sequence

Hereunder is AD52095's power on/off sequence.

Symbol	Min. (ms)	Typ. (ms)	Max. (ms)
t1	0	-	-
t2	0.1	-	-
t3	0.2 (Don't care for PBTL=0 in stereo operating)	-	-
t4	0.1	-	-
t5	0	-	-

Application information

● **Input capacitors (C_{in})**

The performance at low frequency (bass) is affected by the corner frequency (f_c) of the high-pass filter composed of input resistor (R_{in}) and input capacitor (C_{in}), determined in equation (2). Typically, a $0.1\mu F$ or $1\mu F$ ceramic capacitor is suggested for C_{in}. The resistance of input resistors is different at different gain setting. The respective gain and input resistance are listed in Table 1 (shown at GAIN SETTING). However, there is 20% variation in input resistance from production variation.

$$f_c = \frac{1}{2\pi R_{in} C_{in}} \; (Hz) \; \cdots\cdots (2)$$

● **Ferrite Bead selection**

If the traces from the AD52095 to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.

Figure 2. Typical Ferrite Bead Filter

● **Output LC Filter**

If the traces from the AD52095 to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Figure 3 shows the typical output filter for 8Ω speaker with a cut-off frequency of 61 kHz and Figure 4 shows the typical output filter for 4Ω speaker with a cut-off frequency of 34 kHz.

Figure 3. Typical LC Output Filter for 8Ω Speaker

Figure 4. Typical LC Output Filter for 4Ω Speaker

Figure 5. Typical LC Output Filter for 2Ω Speaker

● **Power supply decoupling capacitor (Cs)**

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVCC and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically 0.1μF or 1μF as close as possible to the device PVCC leads works best. For low frequency noise filtering, a 100μF or greater capacitor (tantalum or electrolytic type) is suggested.

Figure 6. Recommended Power Supply Decoupling Capacitors.

● **Heat-sink used on ESMT EVB**

The heat-sink (part number H-T12C050024139AXX00, GenYe Electronics Co.,Ltd) used on the EVB is an 13.9x24.7x50mm extruded\black anodized aluminum heat-sink with three fins (see drawing below). It's sufficient with continuous output power delivery. The crest factor of music will lower the requirement for the heat-sink size and smaller types can be used.

Application Circuit Example

● Application circuit for BTL (Stereo) mode configuration and Single-Ended Input

Note 2: These resistances must be connected to ground, resistance=1Kohm.

Note 3: The under-voltage threshold for AVCC could be adjusted by R_{AVCC}, the formula will be followed

$$R_{AVCC} \leq \frac{PVCC-4}{30}(k\Omega)$$ to adjust it.

Application Circuit Example

● Application circuit for parallel BTL (Mono) mode configuration and Single-Ended Input

Note 4: These resistances must be connected to ground, resistance=1Kohm.

Note 5: The under-voltage threshold for AVCC could be adjusted by R_{AVCC}, the formula will be followed

$$R_{AVCC} \leq \frac{PVCC - 4}{30}(k\Omega)$$ to adjust it.

Note 6: Be noted that input should be applied on R-channel only for Mono application

Package Dimensions

● **TSSOP 28L (173 mil) with E-PAD UP**

TOP VIEW

DETAIL A

SIDE VIEW

Symbol	Dimension in mm	
	Min	Max
A	--	1.20
A1	0.05	0.15
b	0.19	0.30
c	0.09	0.20
D	9.60	9.80
E	4.30	4.50
E1	6.30	6.50
e	0.65 BSC	
L	0.45	0.75

Exposed pad

	Dimension in mm	
	Min	Max
D2	5.00	6.40
E2	2.50	2.90

Revision History

Revision	Date	Description
0.1	2022.05.17	Initial version.
0.2	2022.11.07	Modified features & description. Modified AMR. Modified marking information. Modified electrical characteristics. Modified typical characteristics.

Important Notice